首页> 外文期刊>Circuits and Systems II: Express Briefs, IEEE Transactions on >Improved Digital Background Calibration of Time-Interleaved Pipeline A/D Converters
【24h】

Improved Digital Background Calibration of Time-Interleaved Pipeline A/D Converters

机译:时间交错流水线A / D转换器的改进数字背景校准

获取原文
获取原文并翻译 | 示例

摘要

We propose an algorithm for the digital background calibration of time-interleaved analog-to-digital converters (ADCs), which is capable of accurately calibrating errors due to offset, gain, and timing mismatches, as well as nonlinearities due to errors in the channel ADCs. Calibration is performed in the background without interrupting data conversion, even in the presence of wideband input signals and signals beyond the first Nyquist band. The proposed algorithm improves a previous work by the authors by allowing higher precision, particularly in the case of many interleaved channels and large mismatches. Accuracy improves by 3–8 bits with respect to the previous algorithm and up to 10 bits with respect to the uncalibrated case.
机译:我们提出了一种用于时间交错的模数转换器(ADC)的数字背景校准的算法,该算法能够准确地校准由于失调,增益和时序失配而导致的误差,以及由于通道中的误差而引起的非线性ADC。即使在存在宽带输入信号和第一个奈奎斯特频带以外的信号的情况下,也可以在后台执行校准而不会中断数据转换。所提出的算法通过允许更高的精度来改善作者的先前工作,特别是在许多交错信道和大失配情况下。相对于以前的算法,精度提高了3–8位,相对于未校准的情况,精度提高了10位。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号