首页> 外文期刊>Circuits and Systems II: Express Briefs, IEEE Transactions on >An Energy-Efficient Design for ECG Recording and R-Peak Detection Based on Wavelet Transform
【24h】

An Energy-Efficient Design for ECG Recording and R-Peak Detection Based on Wavelet Transform

机译:基于小波变换的ECG记录和R-Peak检测的节能设计

获取原文
获取原文并翻译 | 示例

摘要

Long-term monitoring of electrocardiogram (ECG) requires a portable inspection system that can offer both high energy efficiency and good signal quality. To manage challenges caused by this requirement, this brief presents an ASIC design for both ECG recording and R-peak detection. By supporting data compression and using a dual-ping-pong-memory architecture, this design leads to a large reduction in the whole system energy. To reduce the hardware cost, the techniques of coefficients truncation and resource sharing are adopted. Importantly, parameters optimization and periodic extension are employed to improve quality of the reconstructed signal under high compress ratio (CR). Experimental results based on MIT–BIH database show that the proposed design obtains a high CR of 10.3 with a percentage root-mean-square difference of 0.64% under recording mode, and it achieves an R-peak detection sensitivity of 99.72% as well as a positive prediction of 99.49% with 13.68 data reduction. This design has been fabricated under TSMC 65-nm CMOS technology with area cost of 0.41 . Measurement results indicate that the total system energy consumption for processing one segment of signals can be reduced by 5.7 and 2.3 in recording and detection modes, respectively. Compared to a software implementation on the same chip, this ASIC implementation achieves a 41% and 50% reduction in energy consumption per sample under the two modes, respectively.
机译:长期监测心电图(ECG)需要便携式检查系统,该系统可同时提供高能效和良好信号质量。为了应对由该要求引起的挑战,本简介介绍了一种用于ECG记录和R峰检测的ASIC设计。通过支持数据压缩并使用双乒乓存储器架构,该设计可大幅降低整个系统的能耗。为了降低硬件成本,采用了系数截断和资源共享的技术。重要的是,采用参数优化和周期性扩展来提高在高压缩比(CR)下重建信号的质量。基于MIT–BIH数据库的实验结果表明,该设计在记录模式下获得了10.3的高CR,均方根百分比差为0.64%,R-peak检测灵敏度为99.72%,并且减少99.49%的数据时,预测值为99.49%。该设计是在台积电65纳米CMOS技术下制造的,面积成本为0.41。测量结果表明,在记录和检测模式下,用于处理一个信号段的总系统能耗可以分别降低5.7和2.3。与同一芯片上的软件实现相比,在两种模式下,这种ASIC实现分别将每个样本的能耗降低41%和50%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号