首页> 外文期刊>Circuits and Systems II: Express Briefs, IEEE Transactions on >Comparison Study of DAC Realizations in Current Input CTΣΔ Modulators
【24h】

Comparison Study of DAC Realizations in Current Input CTΣΔ Modulators

机译:DAC在电流输入CTΣΔ调制器中的DAC实现的比较研究

获取原文
获取原文并翻译 | 示例

摘要

In this brief, a comparison between five different DAC realizations is presented for an equivalent multi-M Omega range resistance in a digitizing current sensor, namely resistor, current source, pseudo-resistor, T-network resistor, and switched-capacitor-resistor (SCR). These DACs are needed to realize current input continuous-time sigma-delta modulator (C-CT Sigma Delta M) readouts to sense currents in the pA range. All DAC realizations are discussed concerning disadvantages and advantages and are implemented, laid out, and simulated on transistor level in a 180nm CMOS technology. The comparison is carried out on the area consumption, required circuit overhead, noise performance, inherent anti-aliasing filter (AAF) quality, and two sources of non-idealities (clock jitter and ISI). It is shown that the SCR-DAC - due to its decaying waveform and its inverse proportionality of the equivalent resistance to its capacitor size shows the best compromise over the other methods and achieves the best performance in the smallest area.
机译:在此简介中,在数字化电流传感器中的等效多M欧米加范围电阻,即电阻器,电流源,伪电阻,T网电阻和开关电容器电阻( SCR)。需要这些DAC来实现电流输入连续时间SIGMA-DERTA调制器(C-CT SIGMA DERTA M)读出,以探测PA范围内的电流。讨论了缺点和优点的所有DAC实现,并在180nm CMOS技术中实施,布局和模拟晶体管水平。比较在面积消耗,所需的电路开销,噪声性能,固有的抗锯齿滤波器(AAF)质量和两个非理想源(时钟抖动和ISI)上进行。结果表明,SCR-DAC - 由于其衰减波形及其电容器尺寸的等效电阻的逆比例显示了对其他方法的最佳折衷,并实现了最小区域的最佳性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号