首页> 外文期刊>IEEE Transactions on Applied Superconductivity >Dewar-to-dewar data transfer at GHz rates
【24h】

Dewar-to-dewar data transfer at GHz rates

机译:杜瓦数据以GHz速率传输

获取原文
获取原文并翻译 | 示例

摘要

Digital circuits have been developed to interface superconductive electronic chips with high speed 50-/spl Omega/ transmission lines. Digital data at 1 Gigabit per second was transferred through a Josephson chip in a first cryostat to another Josephson chip in a second cryostat. The chips were connected by more than 3 meters of 50-/spl Omega/ transmission line. No semiconductor amplifiers were used in this data path. A Hewlett Packard data source provided the original data to the first chip, which converted it to SFQ data. Output interface circuits were driven by a 2-GHz external clock to latch series strings of 10 junctions and drive 2-Gbps data into a 50-/spl Omega/ cable. In the second cryostat, a latching three-junction interferometer with a two-turn control line converted the input signal to latched data and switched an MVTL OR-gate output. This demonstration showed that low-power Josephson digital circuits can be integrated into multichip digital subsystems that can pass data at high rates without the use of power-hungry semiconductor amplifiers.
机译:已经开发出数字电路以使超导电子芯片与高速50- / spl Omega /传输线连接。每秒1吉比特的数字数据通过第一个低温恒温器中的一个Josephson芯片传输到第二个低温恒温器中的另一个Josephson芯片。芯片通过3米以上的50- / spl Omega /传输线连接。该数据路径中未使用半导体放大器。惠普数据源将原始数据提供给第一个芯片,然后将其转换为SFQ数据。输出接口电路由2 GHz外部时钟驱动,以锁存10个结的串联串,并将2 Gbps数据驱动到50- / spl Omega /电缆中。在第二个低温恒温器中,带有两匝控制线的自锁三结干涉仪将输入信号转换为自锁数据,并切换MVTL OR门输出。该演示表明,可以将低功率的约瑟夫森数字电路集成到多芯片数字子系统中,该子系统可以以高速率传输数据,而无需使用耗电的半导体放大器。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号