Symbol-spaced delay circuit design with half-rate clock timing for multi-taps FIR filter as pre-emphasis

摘要

A FIR filter for pre-emphasis has been used to counteract inter-symbol interference (ISI) in high-speed backplane data transmission. A novel circuit design for retiming data using a half-rate clock for the taps of a FIR filter is proposed. HSPICE simulati