Numerical Simulation Analysis of CMOS Compatible Process of 50nm Vertical Single and Double Gate NMOSFET

摘要

Vertical MOSFET's have been proposed in the roadmap of semiconductor as acandidate for sub-100nm CMOS technologies. In this paper, unique architecture of single and double gate vertical NMOS transistor is proposed that retained its CMOS compatibility. The MOSFET was fabricated by using oblique rotating ion implantation (ORI) technique addressed by numerical simulation. An electrical characterization of the device demonstrated a suppression of short channel effects (SCE) that was quantitatively given by an analysis of transfer and output characteristics with a reasonable value of threshold voltage (V_T), drive and off -leakage current (I_(ON) and I_(OFF)), saturation current (I_(DSat) ), subthreshold swing (S) and Drain Induced Barrier Lowering (DIBL). These results show that the vertical transistor is seen to offer considerable advantages down to the 100nm node and beyond due to the dual or surround channels and the ability to produce a 50nm channel length with relax lithography.