首页> 外文会议>Quality of Electronic Design Quality of Electronic Design >Simultaneous test pattern compaction, ordering and X-filling for testing power reduction
【24h】

Simultaneous test pattern compaction, ordering and X-filling for testing power reduction

机译:同时测试模式压实,排序和X填充用于测试功率降低

获取原文

摘要

Minimizing the power dissipation in scan-based testing is an important problem. We provide for the first time an optimal formulation for the problem of simultaneously compacting, ordering, and X-filling a set of test patterns such that the fault coverage is maintained but the (overall or peak) power dissipation is minimized. We model the problem as a sequence of Pseudo-Boolean optimization problems. We give a scalable implementation of the optimization problem based on window-based local search. In contrast to the traditional technique of sequentially optimizing for compaction, ordering, and X-filling, we experimentally demonstrate that our simultaneous optimization can reduce power dissipation by 47% on ISCAS'89 benchmark circuits.
机译:最小化基于扫描的测试中的功耗是一个重要问题。我们提供了第一次对同时压实,排序和X填充的问题的最佳制剂,使得保持故障覆盖,但是(总体或峰值)功率耗散最小化。我们将问题模拟为伪布尔优化问题的序列。基于基于窗口的本地搜索,我们提供了可扩展的优化问题的实现。与依次优化压实,排序和X填充的传统技术相比,我们通过实验证明我们的同时优化可以降低ISCAS'89基准电路47%的功耗。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号