首页> 外文会议>IPC Printed Circuits Expo, Apex, and the Designers Summit >The Whisker Growth Investigation of IC Packaging on the PC Board Assembly
【24h】

The Whisker Growth Investigation of IC Packaging on the PC Board Assembly

机译:PC板组件IC包装的晶须增长调查

获取原文

摘要

The whisker concern has been greatly affecting lead free RoHS conversion confidence in the lead frame packages, particularly for high end product conversion. Although plenty of related study in E4 and iNEMI have directed standard whisker testing conditions and measurement methods, the practical whisker performance data in service life is still very small due to numerous extra factors involved from surface mounting and waving soldering. Most of the literature on Tin (Sn) whiskers study are test results based at the component level in storage or reflow preconditioning to simulate backward and forward conversion in service life. However, for practical Sn-whisker issues, it is necessary to consider the entire structure, i.e., the component characteristics, solder joint, PCB and process effect. In this study, matt Sn plated packages with Cu and Alloy 42 based in PLCC, PDIP, LQFP and TSOP were subject to lead free surface mounting and wave soldering on PCBs with OSP surface finish, followed by TCT (-55 to 85°C) 1000 cycle, THT (60°C/90%RH) 3000hrs and ambient condition 3000hrs to investigate whisker growth propensity. Whisker growth on the PCB after reflow simulation and separate from the component level was examined to understand whether the whisker risk will be reduced or raised because of factors such as the matt Sn structure, lead frame base, reflow profile and solder paste wetting behavior. Furthermore, SnPb and SnBi plated 4 types of the same package types as above were used as controls for whisker growth comparison. Additionally, corrosion phenomenon due to higher temperature THT testing to correlate to whisker growth after the surface mounting condition will be explored with FIB analysis as well.
机译:晶须的关注已大大影响了无铅RoHS转变的信心在引线框架封装,特别是对于高端产品的转换。虽然很多在E4和iNEMI的相关研究已指示标准晶须测试条件和测量方法,在使用寿命的实际晶须性能数据还是非常小的,由于从表面安装和焊接挥舞着众多涉及额外因素。最上锡(Sn)须晶研究文献中的是基于在存储组件级别的测试结果或回流预处理,以模拟在使用寿命向后和向前转换。然而,对于实际的Sn晶须的问题,有必要考虑整个结构,即,所述部件特征,焊点,PCB和处理效果。在这项研究中,无光泽镀Sn封装,Cu和合金42设在PLCC,PDIP,LQFP及TSOP均受到无铅表面安装和波与OSP表面光洁度,随后TCT多氯联苯焊接(-55到85℃) 1000周期,THT(60℃/ 90%RH)3000小时和环境条件3000小时,调查晶须生长的倾向。晶须生长在PCB上回流模拟后和分离从组件级检查以了解是否该晶须风险会由于因素如无光锡结构,引线框架的基础上,回流温度曲线被降低或升高和焊膏的润湿行为。此外,锡铅和锡铋镀层4种类型相同的包类型的如上被用作晶须生长的比较对照。另外,由于较高的温度THT测试,在表面安装条件之后的测试与晶须生长以及FIB分析探索的腐蚀现象。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号