首页> 外文会议>IPC smema council APEX exhibition conference >Development of Wafer Scale Applied Reworkable Fluxing Underfill for Direct Chip Attach, Part II
【24h】

Development of Wafer Scale Applied Reworkable Fluxing Underfill for Direct Chip Attach, Part II

机译:晶圆尺度的开发应用可再加工的助焊底部填充用于直接芯片附件,第二部分

获取原文

摘要

Manufacturers of consumer electronic products are continuously striving tc confer greater functionality to smaller, lighter, and less expensive packages, and flip chip is an important enabling technology for these product trends. Underfill between the die and an organic substrate is necessary to compensate for the coefficient of thermal expansion mismatch. The underfill dispense step is not a typical process for an SMT factory, and demands additional capital equipment, floor space, cycle time and headcount. These additional investments, plus the inability to rework underfilled parts has limited wide scale implementation of flip chip technology. The National Institute of Standards and Technology Advanced Technology Program "Wafer Scale Applied Reworkable Fluxing Underfill for Direct Chip Attach" (NIST-ATP WARFU) was established to investigate the development of a flip chip underfill process that would be transparent to the SMT line. The program is supporting the successful development of fluxing, reworkable underfill materials and processes for direct application of the materials to die at the wafer level. While the application of underfill materials directly to the Wafer seems straight forward, many of the material requirements are incompatible with each other. For instance, the necessity of dicing the wafer using water is not compatible with the use of uncured epoxy materials. In addition, the incorperation of fluxing materials into the bulk underfill is known to degrade long-term stability at room temperature. This needs to be addressed, as the stated goal of the program is to provide at least 6 months of on part life prior to use. The methods and materials used to address these concerns are described in the paper.
机译:消费电子产品的制造商不断努力TC赋予更大的功能,更小,更轻,更便宜的封装,并且倒装芯片是这些产品趋势的重要支持技术。模具和有机基板之间的底部填充是为了补偿热膨胀系数不匹配的系数。底层分配步骤不是SMT工厂的典型过程,并要求额外的资本设备,占地面积,循环时间和头部。这些额外的投资加上替代底层填充部分的无法无法实现,倒装芯片技术的广泛实施有限。建立了全国标准和技术研究所先进的技术计划“直接芯片附着的晶圆尺度适用可重新加工助焊底部填充”(NIST-ATP Warfu),调查倒装芯片底部填充过程的开发,这对SMT线是透明的。该计划正在支持成功开发助焊剂,可再加工的底部填充材料和过程,用于直接施加材料在晶圆水平上死亡。虽然将底部填充材料直接施加到晶片似乎是直截了当的,但许多材料要求彼此不相容。例如,使用水切割晶片的必要性与未固化环氧材料的使用不兼容。此外,已知在室温下使熔融材料流入散装底部填充物中的长期稳定性。这需要解决,因为该计划的指定目标是在使用前至少提供零件生命的至少6个月。用于解决这些问题的方法和材料在论文中描述。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号