首页> 外文会议>International symposium on microelectronics technologies and microsystems >SOME PARAMETERS OF NOISE IMMUNITY FOR THE LOW VOLTAGE LOGIC CIRCUITS
【24h】

SOME PARAMETERS OF NOISE IMMUNITY FOR THE LOW VOLTAGE LOGIC CIRCUITS

机译:低压逻辑电路噪声抗扰度的一些参数

获取原文
获取外文期刊封面目录资料

摘要

The paper present the general relation for the determination oj the dynamic noise immunity for the interconnection of two digital circuits. There are presented the relations for determination the parameters of the guaranteed and typical noise immunity: the amplitude of the voltage, duration (time), rise and fall time, phase difference, power and energy. For the low voltage logic circuit subfamilies (LV, LVC, LVT, ALVC) was calculated the parameters of guaranteed and typical noise immunity.
机译:本文介绍了对两种数字电路互连的互联噪声抗扰度的一般关系。介绍了确定保证和典型噪声抗扰度的参数的关系:电压,持续时间(时间),上升和下降时间,相位差,功率和能量的幅度。对于低压逻辑电路Subcamilies(LV,LVC,LVT,ALVC)计算了保证和典型的抗噪声的参数。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号