首页> 外文会议>Internatioanl Symposium for Testing and Failure Analysis >Failure analysis process flow and common failure mechanisms in Flip-chip packaged devices
【24h】

Failure analysis process flow and common failure mechanisms in Flip-chip packaged devices

机译:倒装芯片封装设备中的故障分析过程流程和常用故障机制

获取原文

摘要

With the increasing complexity of packaging technology, especially Flip-chip, package failure analysts face challenges to identify failure root cause. Due to the complex construction of Hip-chip packages, the conventional failure analysis process flow needs to be enhanced. Thus, generating a bench marked failure analysis process flow specifically for Hip-chip packaged devices becomes necessary. In this paper, the failure analysis process flow for Flip-chip package devices along with different failure mechanisms will be discussed and demonstrated. For instance, even in a simple continuity-open failure, instead of cross-sectioning the device as the initial fault identification step, the process flow details how to start from non-destructive C-SAM, TDR, to destructive die removal, polishing and finally cross-sectioning.
机译:随着包装技术的复杂性越来越多,尤其是倒装芯片,包装失败分析师面临面临挑战以识别失败根本原因。由于髋部芯片封装的复杂结构,需要提高传统的故障分析过程流程。因此,需要产生专门用于髋芯封装装置的替补标记的故障分析处理流程。本文将讨论和说明倒装芯片封装装置的故障分析处理流程以及不同的故障机制。例如,即使在简单的连续性开放故障中,而不是将设备横向切断作为初始故障识别步骤,过程流程详细信息如何从非破坏性C-SAM,TDR开始,破坏性模具去除,抛光和最后横断面。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号