Area reduction techniques for synthesis of Asynchronous Circuits in concurrent applications based on STG

摘要

In this paper we describe an implementation methodology for asynchronous circuits design in which graph transformations are applied to deterministic STGs. The petrify tool was used as support for implementations aiming at cost area reduction, better performance and minor time-to-market. A case study is implemented to validate this methodology.