首页> 外文会议>Symposium on thin film transistor technologies >High-performance polycrystaline silicon tfts fabricated using the SPC and ELA methods
【24h】

High-performance polycrystaline silicon tfts fabricated using the SPC and ELA methods

机译:使用SPC和ELA方法制造的高性能多晶硅TFT

获取原文

摘要

Polycrystalline siliocn thin film transistors with the highest preorded performance have been successfully fabricated using novel technologies that combined solid phase crystallization, excimer laser annealing and post-heat reatment processes. The field effect mobility, threshold voltage and sub-threshold swing for the thin film transistors were 325 cm~2/V centre dot s, 0.15V and 0.08V/dec., respectively. This high-perfor,ance was achieved by reducing surface roughness and crystalline defects in the polycrystalline silicon films. For polycrystalline silicon thin film transistors in which boron ions were implanted in channel region for controlling threshold voltage, the elctrical activity of boron using the novel process was 1.5 times higher than that using the conventional soid phase crystallization process. The rate of decrease of field effect mobility for channel-doped polycrystalline silicon thin fim transistors fabricated using the novel process was smaller than those for conventional process, and the degradations of the sub-threshold swing were not observed up to a dose of 3 x 10~(12) cm~2.
机译:多晶siliocn具有最高preorded性能的薄膜晶体管已被成功使用新颖技术,结合固相结晶,准分子激光退火和后热reatment工艺制造。用于薄膜晶体管的场效期迁移率,阈值电压和子阈值摆动为325cm〜2 / V中心点S,0.15V和0.08V / DEC。通过降低多晶硅膜中的表面粗糙度和结晶缺陷来实现这种高级ance。对于多晶硅薄膜晶体管,其中植入其中硼离子在用于控制阈值电压的通道区域中,使用新方法的硼的关键活性比使用常规的SOID相结晶过程高1.5倍。使用新工艺制造的通道掺杂多晶硅薄FIM晶体管的场效期迁移率降低小于常规工艺的常规工艺的速率,并且亚阈值摆动的降解未观察到3×10的剂量〜(12)cm〜2。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号