首页> 外文会议>International symposium on computer and information sciences >Hardware implementations of neural networks and the random neural network chip (RNNC)
【24h】

Hardware implementations of neural networks and the random neural network chip (RNNC)

机译:神经网络的硬件实现和随机神经网络芯片(RNNC)

获取原文

摘要

In this study,the basic properties of a number of important Neuro-chips,boards,and computers that have bene physically produced shall be presented.Then,a digital CMOS chip called RNNC,based on the random neural network model,shall be briefly discussed.The RNNC architecture is cascadable.The synapses of internal neurons within the chip are programmable.The RNNC circuit is implemented using the 0.7 um CMOS process.
机译:在本研究中,应当简要讨论基于随机神经网络模型的基本生产的基本生产的许多重要的神经芯片,电路板和计算机的基本性质.Then,称为RNNC的数字CMOS芯片。RNNC架构是可均匀的。芯片内的内部神经元的突触是可编程的。使用0.7UM CMOS过程实现了RNNC电路。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号