首页> 外文会议>Great lakes symposium on VLSI >Multiplexed Switch Box Architecture in Three-dimensional FPGAs to Reduce Silicon Area and Improve TSV Usage
【24h】

Multiplexed Switch Box Architecture in Three-dimensional FPGAs to Reduce Silicon Area and Improve TSV Usage

机译:三维FPGA中的多路复用开关盒架构,以减少硅面积,提高TSV使用

获取原文

摘要

In this paper, we propose a multiplexed 3D-switch box architecture that, decreases the number of TSVs required for routing with a slight overhead in total wirelength. Our experimental results show that. the presented architecture reduces, the number of routing TSVs by about 48% in cost of less than 2% wirelength overhead.
机译:在本文中,我们提出了一种多路复用的3D-Switch盒体系结构,该架构可以减少路由所需的TSV的数量,以略微线的略微开销。我们的实验结果表明。呈现的架构减少了,路由TSV的数量径高约48%,成本低于2%的WireLength开销。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号