首页> 外文会议>Design Automation, 1995. DAC '95. 32nd Conference on >Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits
【24h】

Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits

机译:VLSI电路功率估计中的反馈,相关性和延迟问题

获取原文

摘要

With the advent of portable and high-density microelectronic devices, the power dissipation of integrated circuits has become a critical concern. Accurate and efficient power estimation during the design phase is required in order to meet the power specifications without a costly redesign process. As an introduction to the other papers in this session, this paper gives a tutorial presentation of the issues involved in power estimation.
机译:随着便携式和高密度微电子器件的出现,集成电路的功耗已成为关键问题。为了在不进行昂贵的重新设计过程的情况下满足功率规格,需要在设计阶段进行准确而有效的功率估算。作为本届会议其他论文的介绍,本文给出了有关功耗估算问题的教程介绍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号