Highly scalable sub-50nm vertical double gate trench DRAM cell

摘要

Results of a highly scalable 8F2 DRAM cell are presented. For the first time the fabrication of a fully depicted vertical transistor DRAM is demonstrated. Based on extensive process and device simulations, the scalability of the proposed cell beyond the 50nm DRAM node is highlighted.