首页> 外文会议>IEEE International Memory Workshop >1T-1MTJ Type Embedded STT-MRAM with Advanced Low-Damage and Short-Failure-Free RIE Technology down to 32 nmΦ MTJ Patterning
【24h】

1T-1MTJ Type Embedded STT-MRAM with Advanced Low-Damage and Short-Failure-Free RIE Technology down to 32 nmΦ MTJ Patterning

机译:具有先进的低损伤和无故障RIE技术的1T-1MTJ型嵌入式STT-MRAM,低至32nmΦMTJ图案

获取原文

摘要

We have successfully developed advanced low-damage and short-failure-free RIE technology under 300 mm process down to 32 nmΦ MTJ patterning. By using the developed RIE technology, we have achieved significant improvement in TMR ratio, coercivity, thermal stability factor, and the ratio of thermal stability factor to intrinsic critical current compared to those using conventional RIE technology. By using our advanced RIE technology, we also fabricated 1T-1MTJ type embedded 2Mb-STT-MRAM chips with the 61 nmΦ-perpendicular-MTJs using the double-MgO free layer under 90 nm CMOS-MTJ hybrid 300 mm process. Advantage of our advanced RIE technology has been demonstrated with their high yield and excellent shmoo plot. The STT-MRAM technology with high-performance MTJ using low-damage RIE patterning process contributes to future high-density embedded STT-MRAM.
机译:我们已成功开发出先进的低损坏和无故障无故障的RIE技术,下载至32nmφMTJ图案。通过使用开发的RIE技术,与使用常规RIE技术的人相比,我们已经实现了TMR比率,矫顽力,热稳定性稳定性因子和热稳定性因子与内在临界电流的比率的显着改善。通过使用我们先进的RIE技术,我们还使用90 nm CMOS-MTJ混合300mm工艺的双MgO自由层制造了1T-1MTJ型嵌入式2MB-STT-MRAM芯片。我们的高级RIE技术的优势已经以高产和优秀的Shmoo Plot展示。使用低损伤RIE图案化过程具有高性能MTJ的STT-MRAM技术有助于未来的高密度嵌入式STT-MRAM。

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号