Present synchronous buck loss model with parasitic inductance is not sufficient to account for power losses especially with sub-milliohm high output capacitance synchronous MOSFETs. Output capacitance impact on hard switching is explained and verified. A new model including parasitic inductance and capacitance effects is presented here. New packages minimizing common source inductance and maximizing thermal performance are introduced.
展开▼
