首页>
外国专利>
THREE-DIMENSIONAL PACKAGING TECHNIQUES FOR POWER FET DENSITY IMPROVEMENT
THREE-DIMENSIONAL PACKAGING TECHNIQUES FOR POWER FET DENSITY IMPROVEMENT
展开▼
机译:改善功率FET密度的三维包装技术
展开▼
页面导航
摘要
著录项
相似文献
摘要
A packaging technology in which power switching elements, such as field-effect transistors (FETs), can be oriented in a vertical position relative to the printed circuit board (PCB) on which the product is mounted. The power die including the switching element(s) can essentially stand “on end” so that they take up very little PCB area. Multiple dies can be positioned this way, and the dies can be attached to a heat sink structure, which is designed to take the heat generated by the dies onto the top of the package. The heat sink structure can be attached to a structure to route the power and analog signals properly to the desired pins/leads/balls of the finished product. Using these techniques can result in a significant increase in the power density (both PCB space and solution volume) of power switching elements, e.g., FETs.
展开▼