【24h】

The methodogy to reduce poly bump defect

机译:减少多碰撞缺陷的方法

获取原文

摘要

As CMOS technology continues to scale down, one of the most critical factors that affect the device performance is the various defects which are introduced in the process. The poly defect formation was found in un-doped gate poly film. In this paper, the formation mechanism of poly defect was discussed along with methods to reduce the poly defect. The result shows the condition of low temperature and high N2 gas flow can be used to control the deposition rate and help generate fine grain poly silicon and thus smooth surface. In addition, low temperature and high N2 gas flow can eliminate the bump defect effectively.
机译:随着CMOS技术继续缩减,影响器件性能的最关键因素之一是在该过程中引入的各种缺陷。在未掺杂的栅极聚膜中发现多缺陷形成。在本文中,讨论了多种缺陷的形成机制,以及减少多元缺损的方法。结果表明,低温和高N2气体流动的条件可用于控制沉积速率并帮助产生细粒多晶硅,从而光滑的表面。另外,低温和高N2气流可以有效地消除凸块缺陷。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号