首页> 外文会议>Metrology, Inspection, and Process Control for Microlithography XVI >GaAs Wafer Overlay Performance Effected by Annealing Heat Treatment - Part Ⅱ
【24h】

GaAs Wafer Overlay Performance Effected by Annealing Heat Treatment - Part Ⅱ

机译:退火热处理对GaAs晶片覆盖性能的影响(二)

获取原文

摘要

Further analysis on how wafer distortion affecting the overlay performance during annealing treatment in GaAs wafer fabrication was conducted quantitatively using MONO-LITH software (NVS). The experimental results were decomposed as wafer translation, scaling at X and Y direction, rotation and orthogonality. The grid residual was used to describe non-correctable distortion of the wafers, which fits the equation given below: Residual = Measured - Modeled, which is not a modeled component. The Vector Map displays distribution of error vectors over the wafer or field for various components or overall effect. Based on the component analysis that the misalignment caused by translation and scaling can be compensated by heat treatment if the wafer is placed at a favorable orientation. This can help mitigate the effects of substrate quality in manufactory.
机译:使用MONO-LITH软件(NVS)定量分析了在GaAs晶片退火处理过程中晶片变形如何影响覆盖性能的进一步分析。实验结果分解为晶片平移,在X和Y方向缩放,旋转和正交。网格残差用于描述晶圆的不可校正失真,它符合以下方程式:残差=已测量-已建模,不是已建模的组件。向量图显示误差向量在晶片或区域上的分布,以显示各种组件或整体效果。基于组件分析,如果将晶片放置在有利的方向上,则可以通过热处理来补偿由平移和缩放引起的未对准。这可以帮助减轻制造过程中基板质量的影响。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号