Fast test for hot-carriers lifetime prediction CMOS devices

摘要

A short loop technique is proposed to be used for monitoring on product line CMOS devices sensitiveness to hot carrier induced degradation. This method is based on evaluation of interface state generation rate under gate constant current stress. Data presented show an excellent correlation to conventional hot-carrier lifetime testing. The proposed technique can be implemented as part of a standard electrical test at wafer level.