首页> 外文会议>IEEE Electronic Components and Technology Conference >New Developments of Copper Plating Technology for Embedded Power Chip Packages Challenges
【24h】

New Developments of Copper Plating Technology for Embedded Power Chip Packages Challenges

机译:嵌入式电源芯片封装的铜电镀技术的新发展面临挑战

获取原文

摘要

Copper plating has been extensively employed in the fabrication of embedded packaging to reach high-density, high-speed, high performance electronic products. With through holes (TH) as well as blind via aspect ratios increase, development of a reliable plating technology is very important. When the depth of through hole was over 200um, it is difficult to fill without void by using direct current (DC) electroplating. In order to overcome this problem, organic additives were applied to cause faster copper deposition at the TH center rather than at the opening. Besides of that, the x-shape through hole was also developed due to its particular geometry form, which was beneficial for the copper bridge at the TH center. In this paper, the x-shape through hole with depth of 350 um was fully filled by DC electroplating within 2hrs. This filling ability development enable the embedded chip package design more flexibility.
机译:铜电镀已广泛用于嵌入式包装的制造中,以达到高密度,高速,高性能的电子产品。随着通孔(TH)以及盲孔纵横比的增加,可靠的电镀技术的发展非常重要。当通孔的深度超过200um时,通过使用直流(DC)电镀很难填充没有空隙。为了克服这个问题,使用了有机添加剂以使铜更快地沉积在TH中心而不是开口处。除此之外,由于其特殊的几何形状,还开发出了x形通孔,这对TH中心的铜桥非常有利。本文通过直流电镀在2小时内完全填充了深度为350 um的x形通孔。这种填充能力的发展使嵌入式芯片封装设计具有更大的灵活性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号