首页> 外文会议>IEEE International Conference on Electron Devices and Solid-State Circuits >Consistent simulation of dynamic carrier trap/detrap effects on circuit performance
【24h】

Consistent simulation of dynamic carrier trap/detrap effects on circuit performance

机译:动态载流子陷阱/去陷阱效应对电路性能的一致仿真

获取原文

摘要

This paper summarizes investigations for the carrier-trapping influence on electric characteristics of MOSFETs. Particular focus is given on the transient characteristics, which is affected by the time constant of the carrier trapping during the device operation. For the purpose a compact model has been developed for circuit simulation by considering the dynamic trap/detrap feature in the framework of the complete surface-potential description in HiSIM. It is demonstrated that the trap-density model considers the trap/detrap time constant enables to simulate not only frequency dependent switching characteristics accurately but also long-term device degradation.
机译:本文总结了载流子俘获对MOSFET电气特性的影响的研究。特别关注瞬态特性,瞬态特性受器件工作期间载流子捕获的时间常数的影响。为此目的,通过在HiSIM中完整的表面电势描述的框架内考虑动态陷阱/去陷特征,开发了一种用于电路仿真的紧凑模型。结果表明,陷阱密度模型考虑了陷阱/去陷时间常数,不仅可以精确模拟频率相关的开关特性,而且可以长期模拟器件的退化。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号