首页> 外文会议>IEEE International Conference on Electron Devices and Solid-State Circuits >Consistent simulation of dynamic carrier trap/detrap effects on circuit performance
【24h】

Consistent simulation of dynamic carrier trap/detrap effects on circuit performance

机译:一致的动态载体陷阱/脱轨效果对电路性能的仿真

获取原文

摘要

This paper summarizes investigations for the carrier-trapping influence on electric characteristics of MOSFETs. Particular focus is given on the transient characteristics, which is affected by the time constant of the carrier trapping during the device operation. For the purpose a compact model has been developed for circuit simulation by considering the dynamic trap/detrap feature in the framework of the complete surface-potential description in HiSIM. It is demonstrated that the trap-density model considers the trap/detrap time constant enables to simulate not only frequency dependent switching characteristics accurately but also long-term device degradation.
机译:本文总结了对载波捕获影响对MOSFET的电气特性的调查。对瞬态特性给出了特定的焦点,这受到在设备操作期间载波捕获的时间常数的影响。为目的,已经通过考虑在HILEIM中完整的表面潜在描述的框架中的动态陷阱/碎屑特征来开发了一种紧凑的模型。据证明陷阱密度模型考虑陷阱/脱轨时间恒定,使得不仅可以精确地模拟频率相关的开关特性,而且是长期设备劣化。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号