首页> 外文会议>IEEE Electronics Packaging Technology Conference >Low stress dielectric layers for wafer level packages to reduce wafer warpage and improve board-level temperature-cycle reliability
【24h】

Low stress dielectric layers for wafer level packages to reduce wafer warpage and improve board-level temperature-cycle reliability

机译:用于晶片水平封装的低应力介电层,以减少晶片翘曲并提高板级温度循环可靠性

获取原文

摘要

This paper presents a negative-tone photoimageable spinon dielectric material that is based on a unique molecule for wafer level packaging application. The molecule is an extended polyimide having photoactive maleimide end groups. It is an ideal alternative to conventional dielectric materials for solving both the wafer warpage and temperature cycle RDL crack issues.
机译:本文介绍了一种负色调光模拟的旋转介质材料,其基于独特的晶片水平包装应用的分子。分子是具有光活性马来酰亚胺端基的延伸的聚酰亚胺。它是传统介电材料的理想替代方案,用于解决晶片翘曲和温度周期RDL裂纹问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号