首页> 外文会议>2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC) >Design, CAD and technology challenges for future processors: 3D perspectives
【24h】

Design, CAD and technology challenges for future processors: 3D perspectives

机译:未来处理器的设计,CAD和技术挑战:3D视角

获取原文

摘要

Technology scaling has provided the semiconductor industry a recipe to successfully meet the application demands for performance for over three decades. This computational capacity was further fueled by the success of circuit and architecture-level innovation, which provided performance improvement in each processor generation. However, future processor designs face a number of key challenges in sustaining the growth trends. The dawn of the 22nm node, and beyond, marks an era of new trends and challenges; where the cost and complexity associated with each technology node is increasing at much faster rate than the device performance gains. Novel tools and design methodologies are needed to not only compensate for these challenges but also to leverage emerging technologies to achieve the desired performance in future processor architectures. Technology alternatives such as 3D integration have attracted significant interest as an additional way of sustaining the density scaling and performance growth.
机译:技术扩展已经为半导体行业提供了成功满足三十多年应用性能需求的诀窍。电路和体系结构级创新的成功进一步推动了这种计算能力,这在每一代处理器中都提高了性能。但是,未来的处理器设计在维持增长趋势方面面临许多关键挑战。 22nm节点及以后的曙光标志着一个新趋势和新挑战的时代。与每个技术节点相关的成本和复杂性的增长速度远快于设备性能的提高。需要新颖的工具和设计方法,不仅可以弥补这些挑战,而且还可以利用新兴技术在未来的处理器体系结构中实现所需的性能。作为维持密度缩放和性能增长的另一种方法,诸如3D集成之类的技术替代方案引起了广泛的关注。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号