首页> 外文会议>2011 IEEE 17th International On-Line Testing Symposium >An FPGA-based framework for run-time injection and analysis of soft errors in microprocessors
【24h】

An FPGA-based framework for run-time injection and analysis of soft errors in microprocessors

机译:基于FPGA的运行时注入和微处理器中软错误分析框架

获取原文

摘要

State-of-the-art cyber-physical systems are increasingly deployed in harsh environments with non-negligible soft error rates, such as aviation or search-and-rescue missions. State-of-the-art nanoscale manufacturing technologies are more vulnerable to soft errors. In this paper, we present an FPGA-based framework for injecting soft errors into user-specified memory elements of an entire microprocessor (MIPS32) running application software. While the framework is applicable to arbitrary software, we demonstrate its usage by characterizing soft errors effects on several software filters used in aviation for probabilistic sensor data fusion.
机译:先进的网络物理系统越来越多地部署在具有不可忽略的软错误率的恶劣环境中,例如航空或搜索与救援任务。最先进的纳米级制造技术更容易受到软错误的影响。在本文中,我们提出了一个基于FPGA的框架,用于将软错误注入到运行应用程序软件的整个微处理器(MIPS32)的用户指定的存储元件中。虽然该框架适用于任意软件,但我们通过表征软错误对航空中用于概率传感器数据融合的几种软件过滤器的影响来证明其用法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号