首页> 外文会议>17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits >FIB process for selective and clean etching copper in high aspect ratio holes
【24h】

FIB process for selective and clean etching copper in high aspect ratio holes

机译:FIB工艺用于选择性和清洁地蚀刻高深宽比的孔中的铜

获取原文

摘要

A new solution for etching copper over low-k dielectrics using FIB for circuit edit purposes is presented and compared to the existing two copper etch solutions. For the comparison, a copper line buried under several microns of dielectric and embedded in a low-k dielectric was exposed through a high aspect ratio hole and then cut using each solution and the results were compared in three categories: the over-etch into low-k at optimal cut conditions, sensitivity of the over-etch to the change of the cut conditions to more aggressive and the clarity of the endpointing of the cut.
机译:提出了一种使用FIB进行低k电介质蚀刻铜的新解决方案,用于电路编辑目的,并将其与现有的两种铜蚀刻解决方案进行了比较。为了进行比较,通过高深宽比的孔将埋在几微米电介质下并嵌入低k电介质中的铜线暴露出来,然后使用每种溶液进行切割,并将结果分为三类进行比较:过蚀刻至低电势。 -k在最佳切割条件下,过蚀刻对切割条件变化的敏感性更强,并且切割终点清晰。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号