首页> 外文会议> >Scanning acoustic microscopy investigation of engineered flip-chip delamination
【24h】

Scanning acoustic microscopy investigation of engineered flip-chip delamination

机译:工程倒装芯片分层的扫描声显微镜研究

获取原文

摘要

The rapid uptake of flip-chip technology within the electronics industry is placing the reliability of such assemblies under increasing scrutiny. A key feature of the assembly process is application of underfill to reinforce the die attachment to the PCB. This has been identified in numerous studies as one of the major ways in which device reliability can be improved, by mitigating coefficient of thermal expansion mismatch between chip and board. However, in order for the underfill to be effective in coupling the die to the PCB, its adhesion to the passivation layer of the die and the solder mask layer on the PCB must be maximised. There is a growing body of literature that indicates that poor adhesion at either interface (delamination) due to contamination can result in premature assembly failure through stress fracture of the solder joints. In order to investigate further the effect of delamination on the reliability of flip-chip assemblies, surface chemistry has been used to control the adhesion of the underfill to the die passivation. This paper reports how modification of the die surface by application of a low surface energy coating, which prevents strong underfill adhesion, has enabled selective device delamination at the chip-to-underfill interface. Using scanning acoustic microscopy (SAM), the effectiveness of this treatment in creating controlled delamination before and after thermal cycling has been monitored. The ability to engineer delamination can enable experimental studies of the mechanics of flip chip assembly failure, which complement current finite element modelling work.
机译:电子工业中倒装芯片技术的迅速采用正使这种组件的可靠性受到越来越多的审查。组装过程的关键特征是应用底部填充以增强管芯对PCB的附着。通过减轻芯片与电路板之间的热膨胀系数不匹配,这已被众多研究确定为提高设备可靠性的主要方法之一。然而,为了使底部填充有效地将管芯耦合至PCB,必须使其对管芯的钝化层和PCB上的阻焊层的粘附力最大化。越来越多的文献表明,由于污染引起的在任一界面(分层)处的不良附着力可能会由于焊点的应力断裂而导致过早的组装失败。为了进一步研究分层对倒装芯片组件可靠性的影响,已使用表面化学方法来控制底部填充材料对芯片钝化的粘附力。本文报道了如何通过应用低表面能涂层对芯片表面进行改性,从而防止强力的底部填充胶粘力,从而实现了芯片与底部填充胶界面的选择性器件分层。使用扫描声显微镜(SAM),可以监控这种处理在热循环之前和之后产生可控分层的有效性。工程分层的能力可以使对倒装芯片组装故障的机理进行实验研究,从而补充当前的有限元建模工作。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号