首页> 外文会议>International exhibition conference for power electronics, intelligent motion and power quality;PCIM Europe 2012 >Process simulation for feasibility of Double Side Polished: Mosfet and Schottky Diode
【24h】

Process simulation for feasibility of Double Side Polished: Mosfet and Schottky Diode

机译:双面抛光可行性的工艺模拟:Mosfet和肖特基二极管

获取原文
获取外文期刊封面目录资料

摘要

A novel double-side semiconductor structure is reported: MOSFET device and Schottky diode are integrated in a double polished wafers (SchottkMOS on double polished wafers). The article illustrates the simulation work to set up the process in order to realize an integrated structure: Schottky diode with a low voltage MOSFET. The Schottky cathode is connected to the MOSFET's drain; the two structures are made using the two-side wafer 'double side polished' [1]. Double side polished wafers are typically required in semiconductors, MEMS, and other applications where wafers with tightly controlled flatness characteristic are required. These wafers are also needed for double side pattering project: on both side can be appropriately sized epitaxial grown able to develop the MOSFET and Schottky diode. The second part of the paper deals with the spice simulations of synchronous buck converter, the crucial application for this device, showing all the advantages in using SchottkMOS.
机译:报道了一种新颖的双面半导体结构:MOSFET器件和肖特基二极管集成在双抛光晶片中(双抛光晶片上的SchottkMOS)。本文说明了为建立集成结构而进行的仿真工作,该过程为:具有低压MOSFET的肖特基二极管。肖特基阴极连接到MOSFET的漏极。这两种结构是使用双面“双面抛光”的晶片[1]制成的。在半导体,MEMS和其他需要严格控制平坦度特性的晶圆的应用中,通常需要双面抛光晶圆。这些晶片也需要用于双面打样项目:在两面都可以适当尺寸的外延生长,能够开发MOSFET和肖特基二极管。本文的第二部分讨论了同步降压转换器的香料仿真,这是该器件的关键应用,展示了使用SchottkMOS的所有优势。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号