首页> 外文会议>Design Systems with Users in Mind: The Role of Cognitive Artefacts >Process dependent antenna ratio rules for HSQ and FSG back-ends of (embedded flash) 0.18 μm CMOS technology
【24h】

Process dependent antenna ratio rules for HSQ and FSG back-ends of (embedded flash) 0.18 μm CMOS technology

机译:适用于(嵌入式闪存)0.18μmCMOS技术的HSQ和FSG后端的与工艺有关的天线比率规则

获取原文
获取原文并翻译 | 示例

摘要

The charging damage induced by the inter-metal dielectric deposition in a hydrogen silsequioxane (HSQ) and in a fluorinated-silica glass (FSG) now are compared in a worst case scenario experiment, carried out in a 0.18 μm embedded flash process. It is shown that different charging damage mechanisms take place in the two flows, calling for different definitions of antenna ratios and different antenna design rules. It is also shown that non-volatile memory arrays are much less susceptible to charging damage than the logic part of the IC.
机译:现在,在最坏情况下的实验中,比较了氢硅倍半氧烷(HSQ)和氟化硅玻璃(FSG)中金属间介电沉积引起的充电损伤,该试验是在0.18μm嵌入式闪光工艺中进行的。结果表明,在两种流程中会发生不同的充电损害机制,从而需要不同的天线比率定义和不同的天线设计规则。还显示出,非易失性存储器阵列比IC的逻辑部分更不容易受到充电损坏。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号