Optimizing Interconnect for Performance in Standard Cell Library

摘要

Scaling in deep submicron era comes with additional baggage of increased interconnect impact on performance. With decreasing device sizes, interconnects start playing a dominant role in determining over all performance fall through that it is hard to igno