首页> 外文会议>Advanced Semiconductor Manufacturing Conference, 2009. ASMC '09 >Development of a TiN-CVD process with very high step coverage
【24h】

Development of a TiN-CVD process with very high step coverage

机译:开发具有很高台阶覆盖率的TiN-CVD工艺

获取原文

摘要

Current high-aspect ratio devices require deposition processes for conducting barrier and electrode films in vias and trenches with increasingly high aspect ratios. In this work we studied the extension of a CVD-TiN process based on the thermal deposition from TDEAT and NH3 in combination with subsequent plasma treatment. We investigated the process parameter space (including deposition temperature, pressure, NH3/TDEAT ratio and total gas flow) applying a DoE with respect to step coverage, deposition rate and electrical resistivity. One challenge is the quantitative determination of step coverage, which we overcame by using mapping Auger Electron Spectroscopy.
机译:当前的高长宽比器件需要沉积工艺来以越来越高的长宽比在通孔和沟槽中传导阻挡膜和电极膜。在这项工作中,我们基于TDEAT和NH 3 的热沉积以及随后的等离子体处理,研究了CVD-TiN工艺的扩展。我们研究了采用DoE的工艺参数空间(包括沉积温度,压力,NH 3 / TDEAT比率和总气体流量),涉及步骤覆盖率,沉积速率和电阻率。挑战之一是定量确定阶梯覆盖率,而我们通过使用映射俄歇电子能谱法克服了这一难题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号