首页> 外文会议>Advanced photon counting techniques V >Smart-pixel for 3D ranging imagers based on single-photon avalanche diode and time-to-digital converter
【24h】

Smart-pixel for 3D ranging imagers based on single-photon avalanche diode and time-to-digital converter

机译:基于单光子雪崩二极管和时间数字转换器的3D测距成像器智能像素

获取原文
获取原文并翻译 | 示例

摘要

We present a "smart-pixel" suitable for implementation of monolithic single-photon imaging arrays aimed at 3D ranging applications by means of the direct time-of-flight detection (like LIDAR systems), but also for photon timing applications (like FLIM, FCS, FRET). The pixel includes a Single-Photon Avalanche Diode (SPAD) and a Time-to-Digital Converter (TDC) monolithically designed and manufactured in the same chip, and it is able to detect single photons and to measure in-pixel the time delay between a START signal (e.g. laser excitation, LIDAR flash) and a photon detection (e.g. back reflection from a target object). In order to provide both wide dynamic range, high time resolution and very high linearity, we devised a TDC architecture based on an interpolation technique. A "coarse" counter counts the number of reference-clock rising-edges between START and STOP, while high resolution is achieved by means of two interpolators, which measure the time elapsed between START (and STOP) signal and a successive clock edge. In an array with many pixels, multiple STOP channels are needed while just one START channel is necessary if the START event is common to all channels. We report on the design and characterization of prototype circuits, fabricated in a 0.35 μm standard CMOS technology containing complete conversion channels (i.e. 20-μm active-area diameter SPAD, quenching circuitry, and TDC). With a 100 MHz reference clock, the TDC provides a time resolution of 10 ps, a dynamic range of 160 ns and DNL < 1% LSB rms.
机译:我们提供了一种“智能像素”,它适合通过直接飞行时间检测(如LIDAR系统)实现针对3D测距应用的单片单光子成像阵列,也适用于光子定时应用(如FLIM, FCS,FRET)。该像素包括单光子雪崩二极管(SPAD)和在同一芯片中单片设计和制造的时间数字转换器(TDC),并且能够检测单个光子并测量像素内像素之间的时间延迟。启动信号(例如激光激发,激光雷达闪光)和光子检测(例如目标物体的背反射)。为了提供宽动态范围,高时间分辨率和非常高的线性度,我们设计了一种基于插值技术的TDC架构。 “粗略”计数器对START和STOP之间的参考时钟上升沿进行计数,而高分辨率是通过两个插值器实现的,这些插值器可测量START(和STOP)信号与连续时钟沿之间经过的时间。在具有许多像素的阵列中,如果START事件对于所有通道都是公共的,则需要多个STOP通道,而仅需要一个START通道。我们报告了采用0.35μm标准CMOS技术制造的原型电路的设计和特性,该标准CMOS技术包含完整的转换通道(即有效面积直径为20μm的SPAD,淬火电路和TDC)。使用100 MHz参考时钟时,TDC的时间分辨率为10 ps,动态范围为160 ns,DNL <1%LSB rms。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号