Scheduling of Cores for Power Constrained System-on-Chip Testing

摘要

A system-on-chip (SOC) may contain numerous cores. If each core has its own distinct set of tests then in order to reduce the total testing time some of these cores may be tested in parallel. The order of such testing is determined by a schedule. An effic