首页> 外文会议>2014 IEEE International Meeting for Future of Electron Devices, Kansai >Design of CMOS resonating push-push frequency doubler
【24h】

Design of CMOS resonating push-push frequency doubler

机译:CMOS谐振推挽倍频器的设计

获取原文
获取原文并翻译 | 示例

摘要

This paper concerns maximizing the conversion gain of a CMOS push-push doubler, in which the drains of a pair of differentially driven MOSFETs are tied together. We propose to insert transmission lines, which act as resonators at the fundamental frequency, between the drains of the MOSFETs. In the simulation of the proposed circuit, it achieved an output power improvement of 2.2 dB at the 0 dBm input power.
机译:本文关注最大化CMOS推挽倍增器的转换增益,其中一对差分驱动MOSFET的漏极连接在一起。我们建议在MOSFET的漏极之间插入传输线,该传输线在基频上充当谐振器。在拟议电路的仿真中,在输入功率为0 dBm时,输出功率提高了2.2 dB。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号