首页> 外国专利> Under-Cut Via Electrode for Sub 60nm Etchless MRAM Devices by Decoupling the Via Etch Process

Under-Cut Via Electrode for Sub 60nm Etchless MRAM Devices by Decoupling the Via Etch Process

机译:通过对通过蚀刻工艺解耦的SUB 60nm无蚀标MRAM器件的通过电极欠切割

摘要

A method for fabricating a magnetic tunneling junction (MTJ) structure is described. A first dielectric layer is deposited on a bottom electrode and partially etched through to form a first via opening having straight sidewalls, then etched all the way through to the bottom electrode to form a second via opening having tapered sidewalls. A metal layer is deposited in the second via opening and planarized to the level of the first dielectric layer. The remaining first dielectric layer is removed leaving an electrode plug on the bottom electrode. MTJ stacks are deposited on the electrode plug and on the bottom electrode wherein the MTJ stacks are discontinuous. A second dielectric layer is deposited over the MTJ stacks and polished to expose a top surface of the MTJ stack on the electrode plug. A top electrode layer is deposited to complete the MTJ structure.
机译:描述了一种制造磁隧穿接合(MTJ)结构的方法。 第一介电层沉积在底部电极上并且部分地蚀刻通过具有直侧壁的第一通孔开口,然后将一直蚀刻到底部电极,以形成具有锥形侧壁的第二通过开口。 金属层在第二通孔开口中沉积并平坦化到第一介电层的水平。 除去剩余的第一介电层,使电极塞在底部电极上留下。 MTJ堆叠沉积在电极塞和底部电极上,其中MTJ堆叠是不连续的。 在MTJ堆叠上沉积第二介电层,并抛光以暴露在电极塞上的MTJ堆叠的顶表面。 沉积顶部电极层以完成MTJ结构。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号