An image processing system using an FPGA-based median filter according to a preferred embodiment of the present invention includes an input data control unit that transmits N input data by controlling pixel data of an original image, N comparison values by comparing the N input data and a pixel layer unit for outputting M median values by processing the N comparison values using a 3x3 sampling window algorithm.
展开▼