首页> 外国专利> EFFICIENT FAULT ANALYSIS THROUGH SIMULATED FAULTS IN A DIGITAL TWIN

EFFICIENT FAULT ANALYSIS THROUGH SIMULATED FAULTS IN A DIGITAL TWIN

机译:通过数字双胞胎模拟故障的高效故障分析

摘要

The present invention relates to a method and to a device for identifying causes of faults in automated systems, and to an automated system comprising the device for identifying causes of faults in automated systems. In a digital twin of the automated system, at least one element of the digital twin is assumed to be faulty and then simulated using the digital twin until a fault time. At least one faulty element of the automated system is identified as the cause of a fault based on the at least one element assumed to be faulty.
机译:本发明涉及一种用于识别自动化系统中故障原因的方法和设备,以及包括用于识别自动化系统中故障原因的装置的自动化系统。在自动化系统的数字双胞胎中,假设数字双胞胎的至少一个元素有故障,然后使用数字双单个模拟在故障时间之前。自动系统的至少一个故障元素被识别为基于假定故障的至少一个元素的故障原因。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号