首页>
外国专利>
Process for producing optimum intrinsic, long channel, and short channel MOS devices in VLSI structures
Process for producing optimum intrinsic, long channel, and short channel MOS devices in VLSI structures
展开▼
机译:在VLSI结构中生产最佳本征,长沟道和短沟道MOS器件的工艺
展开▼
页面导航
摘要
著录项
相似文献
摘要
Highly doped short channel NMOS devices with punch-through protection; intrinsic NMOS devices with low threshold voltage; and long channel NMOS and PMOS devices with low body factor; are constructed by providing one or more lightly doped P regions in a semiconductor wafer in which intrinsic and long channel NMOS devices may be constructed, and one or more N wells in the wafer where PMOS devices can be constructed; forming isolation oxide on the wafer before implanting the wafer to inhibit field inversion in N channel (NMOS) devices; masking N regions of the wafer except where long channel PMOS devices will be formed and portions of P regions of the wafer where long channel NMOS devices will be constructed, and optionally masking P regions where either intrinsic NMOS devices or short channel NMOS devices will be formed; and then implanting the wafer to simultaneously provide a field implant below the isolation oxide, adjacent regions where NMOS devices will be formed, as well as optionally providing a deep implant in P regions where short channel NMOS devices will be constructed to provide punchthrough protection, and optionally providing a deep implant in P regions where intrinsic NMOS devices will be constructed to raise the threshold voltage of such intrinsic devices; then masking P regions of the wafer where intrinsic NMOS devices will be constructed; and implanting the wafer to provide a V.sub.T adjustment to optimize threshold voltages of long channel and short channel NMOS and PMOS devices.
展开▼