首页>
外国专利>
PROCESS FOR THE SIMULTANEOUS PRODUCTION OF RAPID SHORT-CHANNEL AND VOLTAGE-RESISTANT MOS TRANSISTORS IN VLSI CIRCUITS
PROCESS FOR THE SIMULTANEOUS PRODUCTION OF RAPID SHORT-CHANNEL AND VOLTAGE-RESISTANT MOS TRANSISTORS IN VLSI CIRCUITS
展开▼
机译:在VLSI电路中同时生产快速短沟道和耐压MOS晶体管的过程
展开▼
页面导航
摘要
著录项
相似文献
摘要
A manufacturing method for VLSI MOS field effect transistor circuits having digital and analog functions performed by short channel transistors and analog transistors integrated on one chip. An n-tube manufacture is performed wherein as soft as possible a field progression in front of a drain-side pn-junction of the analog transistor is achieved. This occurs by means of an additional drain implantation (curve II) with drive-in diffusion before the actual source/drain implantation (curve I) of the n-channel transistors. Both the additional implantation as well as the source/drain implantation are carried out with phosphorous ions. The dosage of the additional implantation lies one to two orders of magnitude below the dosage of the actual implantation, and the penetration depth x in the additional drive-in diffusion is about twice as great as the penetration depth x of the actual source/drain regions. The method is applied in the manufacture of VLSI CMOS circuits.
展开▼