Circuitry for compensating for transistor parameter mismatches in a CMOS analog four-quadrant multiplier

摘要

The present invention provides a circuit for eliminating quadratic and offset errors in the output of a CMOS four-quadrant analog multiplier. These errors are eliminated by feedback circuits that each include one or more CMOS four-quadrant analog multipliers.