首页>
外国专利>
LOGICAL CIRCUIT WITH BIPOLAR AND CMOS SEMICONDUCTORS AND APPLICATION OF THIS CIRCUIT TO SEMICONDUCTOR MEMORY CIRCUITS.
LOGICAL CIRCUIT WITH BIPOLAR AND CMOS SEMICONDUCTORS AND APPLICATION OF THIS CIRCUIT TO SEMICONDUCTOR MEMORY CIRCUITS.
展开▼
机译:具有双极和CMOS半导体的逻辑电路,并且该电路在半导体存储器电路中的应用。
展开▼
页面导航
摘要
著录项
相似文献
摘要
A logic circuit improves a marginal voltage of a p-channel metal oxide semiconductor (MOS) transistor which is driven through a bipolar complementary metal oxide semiconductor (CMOS) gate. The logic circuit has a bipolar CMOS gate (50) having a CMOS gate (51) and output stage bipolar transistors (Tr41, Tr42) for receiving an input signal through the CMOS gate, where the CMOS gate and the output stage bipolar transistors are driven by first and second power source voltages (VCC, VEE), where the first power source voltage is higher than the second power source voltage and the output stage bipolar transistors output a signal as an output signal of the bipolar CMOS gate, and a p-channel MOS transistor (Q61) having a gate supplied with the output signal of the bipolar CMOS gate, a source supplied with a third power source voltage (VCC min ), and a drain from which an output signal of the logic circuit is outputted. The third power source voltage is a predetermined value lower than the first power source voltage and higher than the second power source voltage, thereby able to guarantee a turning OFF of the p-channel MOS transistor due to the improved marginal voltage.
展开▼