首页> 外国专利> Process for self-alignment and planarization of semiconductor chips attached by solder die adhesive to multi-chip modules

Process for self-alignment and planarization of semiconductor chips attached by solder die adhesive to multi-chip modules

机译:通过焊料模片粘合剂附着到多芯片模块的半导体芯片的自对准和平面化工艺

摘要

A method for attaching a chip to a substrate includes providing the substrate with an outer layer of an electrical conductor which is not wettable by solder and which has a window exposing an inner layer of electrical conductor that is wettable by solder. A solder preform is placed on the window exposing the inner layer, and the chip is placed on the solder preform. The substrate is then heated so as to melt the solder preform. To achieve planarity, the substrate is be positioned in a pressurizing chamber with a film overlay having higher pressure above the film overlay than underneath the overlay, and heated above the melting point of the solder.
机译:一种用于将芯片附接到基板的方法,该方法包括:向基板提供电导体的外层,该电导体的外层不能被焊料润湿,并且其窗口暴露出可以被焊剂润湿的电导体的内层。将焊料预成型件放置在暴露内层的窗口上,并将芯片放置在焊料预成型件上。然后加热衬底以熔化焊料预成型件。为了获得平坦性,将基板放置在加压室中,其中膜覆盖层的压力高于膜覆盖层下方的压力,并且被加热到焊料的熔点以上,该压力使膜覆盖层上方的压力更高。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号