首页> 外国专利> Silicon-on-insulator gate-all-around MOSFET devices and fabrication methods

Silicon-on-insulator gate-all-around MOSFET devices and fabrication methods

机译:绝缘体上硅全栅MOSFET器件及其制造方法

摘要

A gate-all-around (GAA) metal-oxide-semiconductor field-effect transistor (MOSFET) includes a source, channel and drain surrounded by a top gate and a buried bottom gate, the latter of which also has application for other buried structures and is formed on a bottom gate dielectric which was formed on source, channel and drain semiconductor layer. After forming a planar bottom insulator layer on the bottom gate and bottom gate dielectric, the device is flip-bonded to an oxide layer of a bulk silicon wafer, thereby encapsulating the buried bottom gate electrode in insulating oxide. The semiconductor layer forms the source, drain and channel in a mesa structure on which is deposed a top gate dielectric, a top gate, and top gate insulator as well as four conductors for connecting to the source, drain, top gate and bottom gate. The latter two electrodes can be independently controlled or commonly controlled for enhanced operation of GAA MOSFET having improved isolation and reduced parasitic capacitance due to the use of encapsulating insulation layers of the merged wafer consisting of two bonded wafers.
机译:环绕栅(GAA)金属氧化物半导体场效应晶体管(MOSFET)包括被顶栅和掩埋底栅围绕的源极,沟道和漏极,后者也可用于其他掩埋结构并形成在形成在源,沟道和漏半导体层上的底栅电介质上。在底部栅极和底部栅极电介质上形成平面底部绝缘层之后,将器件倒装键合到块状硅晶片的氧化层,从而将掩埋的底部栅电极封装在绝缘氧化物中。半导体层以台面结构形成源极,漏极和沟道,在其上沉积顶栅电介质,顶栅和顶栅绝缘体,以及用于连接到源极,漏极,顶栅和底栅的四个导体。后两个电极可以独立控制或共同控制,以提高GAA MOSFET的工作效率,由于使用了由两个键合晶片组成的合并晶片的绝缘层,因此具有改善的隔离性和减小的寄生电容。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号