首页> 外国专利> Method for forming a self-aligned bipolar junction transistor with silicide extrinsic base contacts and selective epitaxial grown intrinsic base

Method for forming a self-aligned bipolar junction transistor with silicide extrinsic base contacts and selective epitaxial grown intrinsic base

机译:具有硅化物非本征基极接触和选择性外延生长的本征基极的自对准双极结型晶体管的形成方法

摘要

In a method of fabricating a self-aligned bipolar junction transistor with silicide extrinsic base contacts and selective epitaxial grown intrinsic base region, the sinker and buried N+ layer regions are formed in a semiconductor substrate with trench oxide isolation. Thin oxide is then formed on the structure. Next, metal silicide is deposited on the thin oxide and p-dopant implanted into the silicide. LTO is then deposited on the doped silicide followed by deposition of nitride. Next, the nitride, LTO and silicide layers are etched, stopping on the thin oxide layer. The thin oxide is then etched to expose the silicon. The etch undercuts the thin oxide under the nitride. A thin p+ epitaxial base is then selectively grown on the silicon and the metal silicide only. The base can be silicon or a silicon germanium layer to form a heterojunction transistor. Next, thin LTO is deposited followed by deposition of nitride. An RIE of the nitride is then performed to form nitride spacers, stopping on the thin LTO. The thin LTO is then wet etched to open the epitaxial base. A n-type, low-doped, selective single crystalline silicon emitter is then grown. This is followed by deposition of polysilicon and an n-dopant implant into the polysilicon. The polysilicon is then masked and etched to define a n+ polysilicon region in contact with the n-type single crystalline emitter. Next, a layer of oxide is deposited, followed by a furnace drive and rapid thermal anneal activation step for the base and emitter. Base, emitter and collector vias are opened and a metallization layer is formed and patterned to provide base, emitter and collector contacts.
机译:在一种制造具有硅化物非本征基极接触和选择性外延生长的本征基极区的自对准双极结型晶体管的方法中,在具有沟槽氧化物隔离的半导体衬底中形成沉降区和掩埋N +层区。然后在结构上形成薄氧化物。接下来,将金属硅化物沉积在薄氧化物上,然后将p型掺杂剂注入到硅化物中。然后将LTO沉积在掺杂的硅化物上,然后沉积氮化物。接下来,蚀刻氮化物,LTO和硅化物层,停止在薄氧化物层上。然后蚀刻薄氧化物以暴露硅。蚀刻会在氮化物底切薄的氧化物。然后仅在硅和金属硅化物上选择性生长薄的p +外延基极。基极可以是硅或硅锗层以形成异质结晶体管。接下来,沉积薄的LTO,然后沉积氮化物。然后执行氮化物的RIE以形成氮化物间隔物,并停止在薄LTO上。然后对薄的LTO进行湿法蚀刻以打开外延基极。然后生长n型,低掺杂,选择性的单晶硅发射极。接下来是沉积多晶硅,并在多晶硅中注入n型掺杂剂。然后,对多晶硅进行掩膜和蚀刻,以定义与n型单晶发射极接触的n +多晶硅区域。接下来,沉积一层氧化物,接着进行炉子驱动以及用于基极和发射极的快速热退火活化步骤。打开基极,发射极和集电极通孔,并形成金属层并对其进行构图,以提供基极,发射极和集电极接触。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号