首页>
外国专利>
MOS transistor with controlled shallow source/drain junction, source/drain strap portions, and source/drain electrodes on field insulation layers
MOS transistor with controlled shallow source/drain junction, source/drain strap portions, and source/drain electrodes on field insulation layers
展开▼
机译:MOS晶体管具有受控的浅源极/漏极结,源极/漏极带部分以及场绝缘层上的源极/漏极电极
展开▼
页面导航
摘要
著录项
相似文献
摘要
The invention provides an improved technique for forming a MOS transistor having lightly doped source and drain junction regions and low parasitic capacitance. The transistor includes raised source and drain electrodes which are strapped to the substrate adjacent the gate insulation. The raised electrodes include interconnect portions which overlie the field oxide separating the semiconductor substrate into a plurality of active regions. The source and drain electrodes are thickest where each overlies its junction with the substrate in order to control the depth of penetration of doping impurities into the substrate. After doping the electrodes, a rapid thermal anneal is performed which diffuses the doping impurities throughout the electrodes and into thin junction regions of the substrate, immediately beneath the source and drain electrodes. The thickness of the junction regions and the impurity concentration in each region is determined by the length of the diffusion anneal and the thickness of the overlying electrode. Lightly doped junction regions are formed in the substrate, between the source/drain electrodes and the channel, each junction region having a depth which is a fraction of the thickness of the overlying electrode strap, based on the substantially lower rate of impurity diffusion through single crystal silicon versus polycrystalline silicon. The thin, lightly-doped junction regions increase the breakdown voltage of the device.
展开▼