A method and apparatus are disclosed for storing and using set prediction information regarding which set of set associative memory to access to enhance performance and reduce power consumption of the set associative memory. Set prediction information is stored in various locations including branch target buffers, instruction caches, and operand history tables to reduce latency in accessing the set associative instruction cache and data cache.
展开▼